




Athlon BTAC Integrated into Instruction Cache

FIG. 3




Processor Pipeline Stages





Instruction Cache







BEG LEN CALL RET WRAP 704 706 708	LEN CALL RET WRAP 704 706 708 708 708 708	ulative k	ranch inform	speculative branch information (SBI) 454				target address (TA) 714
BEG LEN CALL RET WRAP 446 448 704 706 708	BEG LEN CALL RET WRAP 446 448 704 706 708 704 706 708 708							
	-	VALID 702	BEG 446		CALL 704		WRAP 708	Branch Direction Prediction Information (BDPI) 712
	_					`,		

BTAC Entry


₹ 602



Speculative Branching Operation



Target Address Selection Example



Detection and Correction of Speculative Branch Misprediction

FIG. 11

Previous Code Sequence:

0x00000010 JMP 0x00001234

...

Current Code Sequence:

0x00000010 ADD ;address 0x00000010 hits in BTAC generating a TA value of 0x00001234

...

0x00001234 SUB 0x00001236 INC

clock →	1	2	3	4	5	6	7
I-stage	ADD	X	X	SUB	INC	X	ADD
B-stage		ADD	Χ	Х	SUB	X	X
U-stage			ADD	X	X	X	X
V-stage				ADD	X	Χ	X
F-stage					ADD	X	X


Cycle 1 = BTAC and I-cache access cycle

Cycle 4 = speculative branch cycle


Cycle 5 = speculative branch error detection cycle

Cycle 6 = BTAC invalidate cycle


Cycle 7 = speculative branch error correction cycle




Hybrid Speculative Branch Direction Predictor




Dual CALL/RET Stack Operation





Selective Override of BTAC Prediction Operation




BTAC A/B Replacement Apparatus







BTAC A/B Replacement Apparatus (Alt. Embodiment)



BTAC A/B/C Replacement Apparatus